SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY APPLICANT  "SYSTEM AND METHOD FOR SELECTING OPTIMAL DATA TRANSITION TYPES FOR CLOCK AND DATA RECOVERY"  Examiner Name: Unknown Attorney Docket No.: RA327.P.US  U.S. Patent Documents  Examiner Initial  Document Number  Date Name Class Subclass Filing Dat If Appropriat  A B C C D D D Foreign Patent Documents  Foreign Patent Documents  Foreign Patent Documents  Translation  Foreign Patent Documents  OTHER ART (Including Author, Title, Date, Pertinent Pages; Etc.)  MKK/ F SON AND AND AND AND AND AND AND AND AND AN	TRABLE	ment	of Commerce	Datent an	d Trademark Office_		Seria	1 No.: 10/7	797,443			
APPLICANT  SYSTEM AND METHOD FOR SELECTING OPTIMAL DATA TRANSITION  TYPES FOR CLOCK AND DATA RECOVERY"  Examiner Name: Unknown  Attorney Docket No.: R327.P.US  U.S. Patent Documents  U.S. Patent Documents  Document Number  Date  Name  Class  Subclass  Filing Dat If Appropriat  A  B  C  C  D  D  Foreign Patent Documents  Translatio  Foreign Patent Documents  Translatio  OTHER ART (Including Author, Title, Date, Pertinent Pages; Etc.)  MARTIN, Aaron et al., "8 Gb/s Differential Simultaneous Bidirectional Link with any 9ps Waveform Capture Diagnostic Capability." September 2003, IEEE International Solid-State Circuits Conference. Session 4/Clock Recovery and Rackolane Transcivers/capter 4.5, 10 Dagas, 4/Clock Recovery and Rackolane Transcivers/capter 4.7  IMENTERS, Jack H., "Techniques for High-Speed Implementation of Nonlinear Cancellation." June 1991, IEEE Journal of Lightweight Technology, Vol. 10, No. 7. Pages 971-971.  IKK// I PARHI, Keshab K., "High-Speed Architectures for Algorithms with Quantizer Loops." August 1990. Proc. ISCAS. Pages 2357-2360.	.s. bepare	merre	Of Commerce,	racenc un	d Hademark Office	-	Filing Date: March 9, 2004					
Examiner Name: Unknown  Attorney Docket No.: RA327.P.US  U.S. Patent Documents  Examiner Initial Document Date Name Class Subclass If Appropriat  A Class Subclass If Appropriat  A Document Date Country Class Subclass Yes  Document Number Date Country Class Subclass Yes  E MARTIN, Aaron et al., "8 Gb/s Differential Simultaneous Bidirectional Link with 4mV 9ps Waveform Capture Diagnostic Capability." September 2003, IEEE International Solid-State Circuits Conference. Session 4/Clock Recovery and Backplane Transceivers/paper 4.5, 10 pages, KASTURIA, Sanjay and WINTERS, Jack H., "Techniques for High-Speed Implementation of Nonlinear Cancellation." June 1991, IEEE Journal on Selected Areas in Communications Vol. 9, No. 5, Pages 711-717.  [K.K.] MINTERS, Jack H. and KASTURIA, Sanjay, "Adaptive Nonlinear Cancellation for High-Speed Fiber-Optic Systems." July 1992, IEEE Journal of Lightweight Technology, Vol. 10, No. 7, Pages 971-971.  [K.K.] PARRII, Keshab K., "Pipelining in Algorithms with Quantizer Loops." July 1991, IEEE Journal of Lightweight Technology, Vol. 10, No. 7, Pages 971-9754.  [K.K.] J PARRII, Keshab K., "High-Speed Architectures for Algorithms with Quantize Loops." August 1990. Proc. ISCAS. Pages 2357-2360.	SUPPLE	MENT			RE STATEMENT BY	Inventor: Jason Wei						
Examiner Name: Unknown  Attorney Docket No.: RA327.P.US  U.S. Patent Documents  U.S. Patent Documents  U.S. Patent Documents  Document Number  Date  Name  Class Subclass  Filing Dat If Appropriat  A  B  C  Document Number  Date  Foreign Patent Documents  Translatio  Pocument Number  Document Number  Documents  Translatio  Translatio  Document Number  ARATIN, Aaron et al., "8 Gb/s Differential Simultaneous Bidirectional Link with 4mV 9ps Waveform Capture Diagnostic Capability." September 2003, IEEE International Solid-State Circuit Conference. Session 4/Clock Recovery and Backolane Transcativers/Dapaer 4.5. 10 pages.  KASTURIA, Sanjay and WINTERS, Jack H., "Techniques for High-Speed Implementation of Nonlinear Cancellation." June 1991, IEEE Journal on Selected Areas in Communications Vol. 9. No. 5. Pages 711-717.  [K.K./ High-Speed Fiber-Optic Systems." July 1992, IEEE Journal of Lightweight Technology, Vol. 10, No. 7. Pages 971-977.  PARHI, Keshab K., "High-Speed Architectures for Algorithms with Quantize Loops." August 1990. Proc. ISCAS. Pages 2357-2360.	"SYSTEM AN						Group	Art Unit:	Unknown			
U.S. Patent Documents    Document   Number   Date   Name   Class   Subclass   Filing Dat   If   Appropriat							Exami	ner Name: U	Jnknown			
Examiner Initial Document Number Date Name Class Subclass Filing Dat If Appropriat  A B C C D D Foreign Patent Documents  Foreign Patent Documents  Foreign Patent Documents  Translatio  Document Number Date Country Class Subclass Yes Country Class Subclass Yes Differential Simultaneous Bidirectional Link with 4mV 9ps Waveform Capture Diagnostic Capability." September 2003, IEEE International Solid-State Circuits Conference. Session 4/Clock Recovery and Backplane Transcaivers/Daped 4.5. 10 Dages.  KKK/ G Implementation of Nonlinear Cancellation." June June June June June June June June									No.:			
Number Date Name Class Subclass If Appropriat  A B C C D D D Foreign Patent Documents  Foreign Patent Documents  Foreign Patent Documents  Translatio  Document Number Date Country Class Subclass Yes Document Number Date Country Class Subclass Yes Differential Simultaneous Bidirectional Link with 4mV 9ps Waveform Capture Diagnostic Capability." September 2003, IEEE International Solid-State Circuits Conference. Session 4/Clock Recovery and Backplane Transcaivers/paper 4.5. 10 pages.  KKK./ G Implementation of Nonlinear Cancellation." June 1991, IEEE Journal on Selected Areas in Communications Vol. 9. No. 5. Pages 711-717.  KKK./ H WINTERS, Jack H. and KASTURIA, Sanjay, "Adaptive Monlinear Cancellation for High-Speed Fiber-Optic Systems." July 1992, IEEE Journal of Lightweight Technology, Vol. 10, No. 7. Pages 971-977.  KKK./ J PARHI, Keshab K., "Pipelining in Algorithms with Quantizer Loops." July 1991. IEEE Transactions on Circuits and Systems, Vol. 38, No. 7. Pages 745-754.  J PARHI, Keshab K., "High-Speed Architectures for Algorithms with Quantize Loops." August 1990. Proc. ISCAS. Pages 2357-2360.				·U.S.	Patent Document	s						
Foreign Patent Documents  Foreign Patent Documents  Foreign Patent Documents  Translation  Document Number Date Country Class Subclass Yes  OTHER ART (Including Author, Title, Date, Pertinent Pages; Etc.)  MARTIN, Aaron et al., "8 Gb/s Differential Simultaneous Bidirectional Link with 4mV 9ps Waveform Capture Diagnostic Capability." September 2003, IEEE International Solid-State Circuits Conference. Session 4/Clock Recovery and Backplane Transceivers/paper 4.5. 10 pages.  KASTURIA, Sanjay and WINTERS, Jack H., "Techniques for High-Speed Implementation of Nonlinear Cancellation." June 1991, IEEE Journal on Selected Areas in Communications Vol. 9. No. 5. Pages 711-717.  KKK./ H. WINTERS, Jack H. and KASTURIA, Sanjay, "Adaptive Nonlinear Cancellation for High-Speed Fiber-Optic Systems." July 1992, IEEE Journal of Lightweight Technology, Vol. 10, No. 7. Pages 971-977.  J. PARHI, Keshab K., "Pipelining in Algorithms with Quantizer Loops." July 1991. IEEE Transactions on Circuits and Systems, Vol. 38, No. 7. Pages 745-754.  J. PARHI, Keshab K., "High-Speed Architectures for Algorithms with Quantize Loops." August 1990. Proc. ISCAS. Pages 2357-2360.				Date	Name	Cla	Class Subclass		Filing Date If Appropriate			
Foreign Patent Documents  Foreign Patent Documents  Translatio  Document Number Date Country Class Subclass Yes  OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)  MARTIN, Aaron et al., "8 Gb/s Differential Simultaneous Bidirectional Link with 4mV 9ps Waveform Capture Diagnostic Capability." September 2003, IEEE International Solid-state Circuits Conference. Session 4/Clock Recovery and Backplane Transceivers/Daper 4.5. 10 pages.  KKK/ G KASTURIA, Sanjay and WINTERS, Jack H., "Techniques for High-Speed Implementation of Nonlinear Cancellation." June 1991, IEEE Journal on Selected Areas in Communications Vol. 9. No. 5. Pages 711-717.  KKK/ H WINTERS, Jack H. and KASTURIA, Sanjay, "Adaptive Nonlinear Cancellation for High-Speed Fiber-Optic Systems." July 1992, IEEE Journal of Lightweight Technology, Vol. 10, No. 7. Pages 971-977.  KKK/ J PARHI, Keshab K., "Pipelining in Algorithms with Quantizer Loops." July 1991. IEEE Transactions on Circuits and Systems, Vol. 38, No. 7. Pages 745-754.  KKK/ J PARHI, Keshab K., "High-Speed Architectures for Algorithms with Quantizer Loops." August 1990. Proc. ISCAS. Pages 2357-2360.		A						4				
Foreign Patent Documents    Document Number   Date   Country   Class   Subclass   Yes		В										
Foreign Patent Documents    Document Number   Date   Country   Class   Subclass   Yes		С										
OTHER ART (Including Author, Title, Date, Pertinent Pages; Etc.)    K.K.   F		D										
OTHER ART (Including Author, Title, Date, Pertinent Pages; Etc.)    K.K.   F				Foreig	n Patent Documer	nts						
OTHER ART (Including Author, Title, Date, Pertinent Pages; Etc.)    K.K.    F									Transla	ation		
OTHER ART (Including Author, Title, Date, Pertinent Pages; Etc.)    K.K.    F				Date	Country	cl	ass	Subclass	Yes	N		
/K.K./    MARTIN, Aaron et al., "8 Gb/s Differential Simultaneous Bidirectional Link with 4mV 9ps Waveform Capture Diagnostic Capability." September 2003, IEEE International Solid-State Circuits Conference. Session 4/Clock Recovery and Backplane Transceivers/paper 4.5. 10 pages.    K.K./   G   KASTURIA, Sanjay and WINTERS, Jack H., "Techniques for High-Speed Implementation of Nonlinear Cancellation." June 1991, IEEE Journal on Selected Areas in Communications Vol. 9. No. 5. Pages 711-717.    K.K./   H   WINTERS, Jack H. and KASTURIA, Sanjay, "Adaptive Nonlinear Cancellation for High-Speed Fiber-Optic Systems." July 1992, IEEE Journal of Lightweight Technology, Vol. 10, No. 7. Pages 971-977.    K.K./   J   PARHI, Keshab K., "Pipelining in Algorithms with Quantizer Loops." July 1991. IEEE Transactions on Circuits and Systems, Vol. 38, No. 7. Pages 745-754.    K.K./   J   PARHI, Keshab K., "High-Speed Architectures for Algorithms with Quantize Loops." August 1990. Proc. ISCAS. Pages 2357-2360.		E										
K.K.   F   Link with 4mV 9ps Waveform Capture Diagnostic Capability." September 2003, IEEE International Solid-State Circuits Conference. Session 4/Clock Recovery and Backplane Transceivers/paper 4.5. 10 pages. KASTURIA, Sanjay and WINTERS, Jack H., "Techniques for High-Speed Implementation of Nonlinear Cancellation." June 1991, IEEE Journal on Selected Areas in Communications Vol. 9. No. 5. Pages 711-717.    K.K.   H   WINTERS, Jack H. and KASTURIA, Sanjay, "Adaptive Nonlinear Cancellation for High-Speed Fiber-Optic Systems." July 1992, IEEE Journal of Lightweight Technology, Vol. 10, No. 7. Pages 971-977.    K.K.   J   PARHI, Keshab K., "Pipelining in Algorithms with Quantizer Loops." July 1991. IEEE Transactions on Circuits and Systems, Vol. 38, No. 7. Pages 745-754.    K.K.   J   PARHI, Keshab K., "High-Speed Architectures for Algorithms with Quantize Loops." August 1990. Proc. ISCAS. Pages 2357-2360.	OTH	ER A	RT (Includi	ng Autho	or, Title, Date,	Per	tine	ent Pages	; Etc.)	•		
K.K.  G   Implementation of Nonlinear Cancellation." June 1991, IEEE Journal on Selected Areas in Communications Vol. 9. No. 5. Pages 711-717.    K.K.  H   WINTERS, Jack H. and KASTURIA, Sanjay, "Adaptive Nonlinear Cancellation for High-Speed Fiber-Optic Systems." July 1992, IEEE Journal of Lightweight Technology, Vol. 10, No. 7. Pages 971-977.    K.K.  I   PARHI, Keshab K., "Pipelining in Algorithms with Quantizer Loops." July 1991. IEEE Transactions on Circuits and Systems, Vol. 38, No. 7. Pages 745-754.    K.K.  J   PARHI, Keshab K., "High-Speed Architectures for Algorithms with Quantizer Loops." August 1990. Proc. ISCAS. Pages 2357-2360.	/K.K./	F	Link with 4m 2003, IEEE I 4/Clock Reco	V 9ps Wave internation overv and	form Capture Diagno al Solid-State Circ Backplane Transceiv	stic uits ers/	Capa Conf	ability." Serence. See 4.5. 10	September ession pages.			
/K.K./  H WINTERS, Jack H. and KASTURIA, Sanjay, "Adaptive Nonlinear Cancellation for High-Speed Fiber-Optic Systems." July 1992, IEEE Journal of Lightweight Technology, Vol. 10, No. 7. Pages 971-977.  /K.K./  I PARHI, Keshab K., "Pipelining in Algorithms with Quantizer Loops." July 1991. IEEE Transactions on Circuits and Systems, Vol. 38, No. 7. Pages 745-754.  /K.K./  /K.K./  J PARHI, Keshab K., "High-Speed Architectures for Algorithms with Quantize Loops." August 1990. Proc. ISCAS. Pages 2357-2360.	/K.K./	G	KASTURIA, Sa Implementati Selected Are	njay and Wonless in Com	INTERS, Jack H., "T inear Cancellation. munications Vol. 9.	echn "J No.	iques une 1 5.	s for High- 1991, IEEE Pages 711-	Speed Journal ( 717.	_		
/K.K./ I 1991. IEEE Transactions on Circuits and Systems, Vol. 38, No. 7. Pages 745-754.  /K.K./ J PARHI, Keshab K., "High-Speed Architectures for Algorithms with Quantize Loops." August 1990. Proc. ISCAS. Pages 2357-2360.	/K.K./	Н	WINTERS, Jac for High-Spe Lightweight	k H. and Red Fiber-C Technology	ASTURIA, Sanjay, "A Optic Systems." Jul , Vol. 10, No. 7.	dapt y 19 Page	ive N 92, I s 971	Jonlinear Ca TEEE Journa L-977.	ancellat l of			
Loops." August 1990. Proc. ISCAS. Pages 2357-2360.	/K.K./	I	1991. IEEE	b K., "Pir Transactio	pelining in Algorith ons on Circuits and	ms w Syst	ems,	Quantizer Lo Vol. 38, No	oops."	_		
xaminer /Kovin Kim/ Date Considered 04/11/2007	/K.K./	J	PARHI, Kesha Loops." Augu	b K., "Highest 1990.	gh-Speed Architectur Proc. ISCAS. Pages	es f 235	or Al 7-236	gorithms w	ith Quan	tizer		
/Neviii Niii/ 2333 33-32-333 34/11/2007	xaminer		/Kevin Kim/		Date Considered		04/1	1/2007				

Serial No.: Unknown	Trademark Office	Patent and	of Commerce	tment	IS Depart
Filing Date: March 9, 2004		racenc and	or commerce,	Cilierre	.s. bepar
Inventor: Jason Wei	OV ADDITONIO	OWN WITH THE	ION DISCLOSURE	DMA TO	TNEC
		· · · · · · · · · · · · · · · · · · ·	ION DISCLOSURE		
ON Group Art Unit: Unknown	L DATA TRANSITION COVERY"		PES FOR CLOCK A		"SYSTEM AI
Examiner Name: Unknown	* 9				·
Attorney Docket No.: RA327.P.US	8	265640975 US	ceipt No. ER 2	il Re	xpress Ma
nts	atent Documents	II S. P			
Glass Subsland Filing Da			Document		Examiner
Class Subclass If Appropria	Name C	Date	Number		Initial
				A.	
	111		-	В	
		<del>- ,-</del> -	·	С	<del> </del>
				D	
				E	
ont a	Patent Deguments	Foreign			
Translati	Patent Documents	roreign			······································
		5-1-	Document	<del>                                     </del>	
Class Subclass Yes	Country C	Date	Number	F	
			_	ג סים	OTH
, Pertinent Pages, Etc.)	, Title, Date, Pe	ng Author	RT (Includi	м, ла	
qualization and Data Recovery in	al. "Adaptive Equali	ladimir et a	Stojanovi, Vl	F	IK K I
qualization and Data Recovery in ver." Rambus, Inc. Department of sity. January 2004. 4 pages.	al. "Adaptive Equali al Link Transceiver." Stanford University.	ladimir et a AM2/4) Seria ngineering,	Stojanovi, VI Dual-Mode (PA Electrical En	G G	/K.K./
qualization and Data Recovery in ver." Rambus, Inc. Department of	al. "Adaptive Equali al Link Transceiver." Stanford University. ization and Clock Re	ladimir et a MM2/4) Seria ngineering, al. "Equal ckplane Tran	Stojanovi, Vl Dual-Mode (PA Electrical En Zerbe, J. et PAM/4-PAM Bac	F	/K.K./
qualization and Data Recovery in ver." Rambus, Inc. Department of sity. January 2004. 4 pages. ck Recovery for a 2.5 - 10Gbs 2- Presented at ISSCC 2003, paper ck Recovery for a 2.5-10-Gb/s 2-	al. "Adaptive Equalial Link Transceiver." Stanford University. ization and Clock Reasceiver Cell." Presentation and Clock Reasceiver	Ladimir et a MM2/4) Seria ngineering, al. "Equal ckplane Tran s. al. "Equal	Stojanovi, VI Dual-Mode (PA Electrical Er Zerbe, J. et PAM/4-PAM Bac 4.6. 2 page: Zerbe, J. et	G H	
qualization and Data Recovery inver." Rambus, Inc. Department of sity. January 2004. 4 pages. ck Recovery for a 2.5 - 10Gbs 2-Presented at ISSCC 2003, paper ck Recovery for a 2.5-10-Gb/s 2-IEEE Journal of Solid-State	al. "Adaptive Equalial Link Transceiver." Stanford University. ization and Clock Reasceiver Cell." Presentation and Clock Reasceiver	ladimir et a MM2/4) Seria ngineering, al. "Equal ckplane Tran s. al. "Equal ckplane Tran	Stojanovi, VI Dual-Mode (PA Electrical Er Zerbe, J. et PAM/4-PAM Bac 4.6. 2 page: Zerbe, J. et PAM/4-PAM Bac	G	
qualization and Data Recovery inver." Rambus, Inc. Department of sity. January 2004. 4 pages. ck Recovery for a 2.5 - 10Gbs 2-Presented at ISSCC 2003, paper ck Recovery for a 2.5-10-Gb/s 2-IEEE Journal of Solid-State	al. "Adaptive Equalial Link Transceiver." Stanford University. ization and Clock Reasceiver Cell." Presidential President Cell."	ladimir et a MM2/4) Seria ngineering, al. "Equal ckplane Tran s. al. "Equal ckplane Tran	Stojanovi, VI Dual-Mode (PA Electrical Er Zerbe, J. et PAM/4-PAM Bac 4.6. 2 page: Zerbe, J. et PAM/4-PAM Bac	G H	/K.K./
qualization and Data Recovery inver." Rambus, Inc. Department of sity. January 2004. 4 pages. ck Recovery for a 2.5 - 10Gbs 2-Presented at ISSCC 2003, paper ck Recovery for a 2.5-10-Gb/s 2-IEEE Journal of Solid-State	al. "Adaptive Equalial Link Transceiver." Stanford University. ization and Clock Reasceiver Cell." Presidential President Cell."	ladimir et a MM2/4) Seria ngineering, al. "Equal ckplane Tran s. al. "Equal ckplane Tran	Stojanovi, VI Dual-Mode (PA Electrical Er Zerbe, J. et PAM/4-PAM Bac 4.6. 2 page: Zerbe, J. et PAM/4-PAM Bac	G H I	/K.K./
qualization and Data Recovery inver." Rambus, Inc. Department of sity. January 2004. 4 pages. ck Recovery for a 2.5 - 10Gbs 2-Presented at ISSCC 2003, paper ck Recovery for a 2.5-10-Gb/s 2-IEEE Journal of Solid-State	al. "Adaptive Equalial Link Transceiver." Stanford University. ization and Clock Reasceiver Cell." Presidential President Cell."	ladimir et a MM2/4) Seria ngineering, al. "Equal ckplane Tran s. al. "Equal ckplane Tran	Stojanovi, VI Dual-Mode (PA Electrical Er Zerbe, J. et PAM/4-PAM Bac 4.6. 2 page: Zerbe, J. et PAM/4-PAM Bac	G H I	/K.K./